Location
Barcelona
Posted
June 10, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
**Meet the Team**
Join the Physical Design CAD & Methodology Teamβa technically strong group responsible for developing and supporting RTL-to-GDS Physical Design implementation and signoff flows across multiple ASIC programs.
Our team works closely with Physical Design, STA, Power, Physical Verification, and Front-End teams to enable efficient execution, consistent QoR, and reliable tape-outs. We value engineers who combine hands-on technical depth with a growing sense of ownership, collaboration, and continuous improvement. If you enjoy improving flows, solving complex PD problems, and expanding your technical influence, this role is a great fit.
**Your Impact**
As a Physical Design Flow & Methodology Engineer, you will take end-to-end ownership of key portions of the PD flow, contributing to implementation and signoff methodology from synthesis handoff through GDS delivery.
You will develop, enhance, and maintain block- and chip-level PD f...
Join the Physical Design CAD & Methodology Teamβa technically strong group responsible for developing and supporting RTL-to-GDS Physical Design implementation and signoff flows across multiple ASIC programs.
Our team works closely with Physical Design, STA, Power, Physical Verification, and Front-End teams to enable efficient execution, consistent QoR, and reliable tape-outs. We value engineers who combine hands-on technical depth with a growing sense of ownership, collaboration, and continuous improvement. If you enjoy improving flows, solving complex PD problems, and expanding your technical influence, this role is a great fit.
**Your Impact**
As a Physical Design Flow & Methodology Engineer, you will take end-to-end ownership of key portions of the PD flow, contributing to implementation and signoff methodology from synthesis handoff through GDS delivery.
You will develop, enhance, and maintain block- and chip-level PD f...