π Local Job Near You
Senior Engineer for Analog Mixed-Signal Design
Intel Corporation
π
toronto, Canada
Location
toronto
Posted
June 02, 2026
Commute
Local Area
Local Opportunity Near You!
This job is in your area. Enjoy a short commute and work close to home.
Job Description
Step into a vital role at Intel as a Senior Engineer specializing in Analog Mixed-Signal Design. Engage in circuit design and verification with a forward-looking hybrid work setup.
In this pivotal position, you will support the mixed-signal IP development team in designing analog circuits. You will execute various tasks, including simulation setup, schematic optimization, and developing testbenches using Cadence ADE. Your innovative problem-solving skills and ability to collaborate will be key as you work remotely initially and eventually transition to a hybrid team dynamic in Toronto.
Key Responsibilities: β’ Conduct analog circuit design and simulation tasks β’ Optimize schematic designs for enhanced efficiency β’ Develop and implement mixed-signal verification methodologies β’ Create comprehensive testbenches to ensure design robustness β’ Collaborate with team members to refine processes
Requirements: β’ Bachelor's degree in Electrical or Computer Engineering β’...
In this pivotal position, you will support the mixed-signal IP development team in designing analog circuits. You will execute various tasks, including simulation setup, schematic optimization, and developing testbenches using Cadence ADE. Your innovative problem-solving skills and ability to collaborate will be key as you work remotely initially and eventually transition to a hybrid team dynamic in Toronto.
Key Responsibilities: β’ Conduct analog circuit design and simulation tasks β’ Optimize schematic designs for enhanced efficiency β’ Develop and implement mixed-signal verification methodologies β’ Create comprehensive testbenches to ensure design robustness β’ Collaborate with team members to refine processes
Requirements: β’ Bachelor's degree in Electrical or Computer Engineering β’...